Patent Number: 6,166,974

Title: Dynamic precharge redundant circuit for semiconductor memory device

Abstract: A dynamic precharge redundant circuit for a semiconductor memory device. A PMOS transistor, a fuse, a first, second and third inverters, a first switch and a second switch are applied. A source of the PMOS transistor is coupled to a voltage supply, while a gate of the PMOS transistor is to receive a precharge signal. The fuse has a ground terminal and a terminal coupled to the drain of the PMOS transistor of which the drain is further coupled to an input terminal of the first inverter. The fuse is also coupled to a column address signal. The first inverter has an output terminal coupled to an input terminal of the first switch. The second inverter has an input terminal coupled to an output terminal of the first switch and an output terminal coupled to an input terminal of the third inverter, so as to output a bit-switch control signal. An input terminal of the second switch is coupled to an output terminal of the third inverter, while an output terminal of the second switch is coupled to both the output terminal of the first switch and the input terminal of the second inverter. Thus, an error caused by the generation of an interference signal of the bit-switch control signal is prevented, so as to prevent from damaging data of the bit line sense amplifier.

Inventors: Hsien; Chia-Yi (Hsin-Tso-Tsai, TW), Chen; Chih-Cheng (Changhua Hsien, TW), Lau; Hon-Shing (Hsinchu, TW)

Assignee: Vanguard International Semiconductor Corp.

International Classification: G11C 7/12 (20060101); G11C 7/00 (20060101); G11C 17/14 (20060101); G11C 17/18 (20060101); G11C 007/00 ()

Expiration Date: 12/26/2017