Patent Number: 6,166,979

Title: Nonvolatile semiconductor memory device and method for using the same

Abstract: A nonvolatile semiconductor memory device includes nonvolatile memory cells (C), constant voltage circuits for applying one of different verify voltages to control gates of the nonvolatile memory cells C in response to control data introduced into the memory device from the exterior, and writing and sensing circuit circuits for applying a potential to drains of the nonvolatile memory cells C in response to write data introduced into the memory device and for detecting and amplifying currents between drains and sources of the nonvolatile memory cells. By dividing the memory cell array 501 and a serial register 502 into some parts and by connecting an external SRAM 503 so as to progress the transfer of data from the memory cell array 501 to the serial register 502 and the transfer of data from the serial register 502 to the external SRAM 503 in parallel, the read speed is increased.

Inventors: Miyamoto; Junichi (Kanagawa-ken, JP)

Assignee: Kabushiki Kaisha Toshiba

International Classification: G11C 11/56 (20060101); A11C 013/00 ()

Expiration Date: 12/26/2017