Patent Number: 6,167,363

Title: Design for a simulation module using an object-oriented programming language

Abstract: A register transfer level (RTL) model is created using an object-oriented programming language. In that RTL model, a logic circuit can be represented by a hierarchy of objects ("modules") each having representation of state elements, input signals, output signals and internal signals. Each object is also provided member functions for initializing, for loading a new state and for generating a next state. These modules are collected in a linked list. In the beginning of simulation, each object is initialized as the linked list is traversed. Then, a consistent next state for the RTL model is obtained by generating a state next based on the initial state. Simulation proceeds by alternately traversing the linked list to load a new state into each module, and traversing the linked list to generate the next state for each module. The step of traversing the linked list to generate the next state of each module may require multiple executions to ensure convergence.

Inventors: Stapleton; Warren G. (San Jose, CA)

Assignee: Advanced Micro Devices, Inc.

International Classification: G06F 17/50 (20060101); G06F 9/44 (20060101); G06F 017/50 ()

Expiration Date: 12/26/2017