Patent Number: 6,170,070

Title: Test method of cache memory of multiprocessor system

Abstract: A test method for a cache memory of a multiprocessor system. The multiprocessor system has a shared memory structure accessed via a system bus, including a multiplicity of processor modules, each acting as a master of the bus and each having a cache module, and a shared memory module for storing data shared by the processor modules. The test method includes dividing the cache memory into a test region, to be tested, and a code region, to store a program, positioning a test program in the shared memory at a place corresponding to the code region of the cache memory, and reading the test program stored in the shared memory and writing the test program in the code region of the cache memory to perform the test program. Accordingly, the total cache region is divided into a test region and a code region, and then only the test region is tested, to thereby enhance the test performance. In addition, all bus cycles between the cache and the shared memory are generated, sequentially synchronizing all the boards participating in the test, to increase the reliability of the test.

Inventors: Ju; Seok-mann (Sungnam, KR), Huh; Hyun-gue (Seoul, KR)

Assignee: SamSung Electronics Co. Ltd.

International Classification: G11C 29/08 (20060101); G11C 29/04 (20060101); G11C 029/00 ()

Expiration Date: 01/02/2018