Patent Number: 6,252,815

Title: First in first out memory circuit

Abstract: A first-in, first-out memory circuit includes first and second memory part respectively having first and second address locations each of which has a first word length, a write address counter outputting a write address signal and a memory part selection signal to the first and second memory parts in response to a word length selection signal, and a memory part enable circuit which is coupled between the write address counter and the first and second memory parts and receives the memory part selection signal. The memory circuit also includes a data bus which is applied with the input data and which includes a first data bus having the first word length and a second data bus having the first word length, and a data input part which is coupled between the data bus and the first and second memory parts.

Inventors: Matoba; Kenjiro (Miyazaki, JP)

Assignee: Oki Electric Industry Co., Ltd.

International Classification: G06F 5/06 (20060101); G11C 007/00 ()

Expiration Date: 06/26/2018