Patent Number: 6,294,925

Title: Programmable logic device

Abstract: An improved programmable logic device that generates output signals skewed in time includes a set of I/O cells and first and second logic circuits. Each logic circuit generates a logic output signal on a respective output line coupled to at least one of the I/O cells. A first delay element coupled to the output line of the first logic circuit is programmably operable to delay the output signal of the first logic circuit relative to the output signal of the second logic circuit in response to a first delay control signal. A second delay element coupled to the output line of the second logic circuit is programmably operable to delay the output signal of the second logic circuit relative to the output signal of the first logic circuit in response to a second delay control signal. Control circuitry generates the first and second delay control signals so as to prevent simultaneous switching of the logic output signals of the first and second logic circuits. This invention may be used to delay output signals which are not time-critical, allowing fast switching of the limited number of time-critical macrocell output signals.

Inventors: Chan; Albert (Palo Alto, CA), Shen; Ju (Saratoga, CA), Tsui; Cyrus Y. (Los Altos Hills, CA), Camarota; Rafael C. (Sunnyvale, CA)

Assignee: Lattice Semiconductor Corporation

International Classification: H03K 19/177 (20060101); H03K 17/16 (20060101); H03K 019/177 (); H03K 019/173 ()

Expiration Date: 09/25/2018