Patent Number: 6,295,246

Title: Method for receiving data from a storage device

Abstract: One embodiment of the present invention provides a method for receiving data from a synchronous random access memory. This method receives a stream of data along with a data clock signal from the synchronous random access memory. This stream of data is alternately clocked into a first memory register and a second memory register using the data clock signal. At the same time, data is alternately clocked from the first memory register into a first system register, and from the second memory register into a second system register using a slower-speed system clock. These data transfers are coordinated so that data transfers from the synchronous random access memory into the memory registers do not interfere with data transfers from the memory registers into the system registers. More specifically, the method ensures that the first memory register is loaded from the synchronous random access memory while the data is being transferred from the second memory register into the second system register. On alternate cycles the method ensures that the second memory register is loaded from the synchronous random access memory while data is being transferred from the first memory register into the first system register. In a variation on this embodiment, the first and second memory registers are composed of a plurality of separately-clocked data words.

Inventors: Jeddeloh; Joseph M. (Minneapolis, MN)

Assignee: Micron Technology, Inc.

International Classification: G06F 13/42 (20060101); G06F 012/00 ()

Expiration Date: 09/25/2018