Patent Number: 6,297,703

Title: Method and apparatus for producing an offset frequency

Abstract: A frequency generation device (100) comprises a cascade of two phase-locked loops (104 and 108). The first PLL (104) is a frequency synthesizer while the second PLL, or offset loop (108), comprises a phase detector (208 or 306), loop filter (210 or 310), VCO (212 or 312) and a divider with near-unity modulus (204 or 308). In the case of a negative offset design, the near-unity divider (204) is placed in the offset loop feedback path. In a positive offset design, the near-unity divider (308) is placed in the path between the synthesizer VCO and the offset loop phase detector. Unlike existing art, there is no offset signal input to the second or offset loop (108).

Inventors: Martin; Frederick L. (Plantation, FL), Raven; Gregory S. (Plantation, FL), Rollman; Jeffrey A. (Boca Raton, FL)

Assignee: Motorola, Inc.

International Classification: H03K 23/68 (20060101); H03K 23/00 (20060101); H03L 7/16 (20060101); H03L 7/23 (20060101); H03L 007/07 (); H03L 007/18 ()

Expiration Date: 10/02/2018