Patent Number: 6,298,413

Title: Apparatus for controlling refresh of a multibank memory device

Abstract: An apparatus is described for controlling refresh of a multibank DRAM. A memory controller includes refresh request circuitry having a refresh counter and address incrementer. The refresh counter produces a refresh request signal, with the address incrementer producing an associated refresh address. The refresh request and address are handled much like a memory read operation, with the associated read data being ignored. In one implementation, the refresh request is given priority over any other pending memory access request. Refresh operations are initiated without first waiting for all DRAM banks to be precharged, thereby avoiding the significant time penalties associated with the prior art.

Inventors: Christenson; Leonard E. (Coon Rapids, MN)

Assignee: Micron Technology, Inc.

International Classification: G06F 13/16 (20060101); G11C 11/406 (20060101); G06F 012/00 (); G11C 007/00 ()

Expiration Date: 10/02/2018