Patent Number: 6,310,822

Title: Delay locking high speed clock synchronization method and circuit

Abstract: A clock synchronizer circuit provides an internal clock signal for an integrated circuit that is synchronized to an external system clock signal, such that the internal clock integrated is aligned with and has minimal skew from the external system clock signal. The clock synchronizer circuit allows synchronizing of internal clocks of an integrated circuit with the external system clock having a period less than the cumulative delay of internal receiving and distribution circuits of the integrated circuit.

Inventors: Shen; Chiun-Chi (Chutung, TW)

Assignee: Etron Technology, Inc.

International Classification: G06F 1/10 (20060101); G11C 7/22 (20060101); G11C 7/00 (20060101); H03K 5/135 (20060101); H04L 7/00 (20060101); G11C 008/00 ()

Expiration Date: 10/30/2018