Patent Number: 6,310,895

Title: Clock selector system

Abstract: In a network, such as a large telecommunication switch, intended for the processing of information in different stations and for transmitting information between the stations, centrally located circuits are provided, which independently generate clock signals containing both a system clock rate and a frame synchronizing rate. These clock signals are transmitted on several, in the preferred case three, different transmission lines to a station where a multiplexor makes a selection of a clock signal as controlled by evaluation circuits containing circuits for determining errors in the received clock signals and also containing a state machine. The multiplexor selects periodically and repeatedly all the time a new clock signal in a cyclical pattern, which is accomplished by temporary, very short errors that are introduced when generating the issued clock signals. Thereby certainly all the time small phase jumps are introduced in the selected clock signal but at the same time the magnitude is reduced of a phase jump in relation to the former average phase position of the selected clock signal when possibly one of the incoming clock signals cannot be selected any more.

Inventors: Lundh; Peter (Skarholmen, SE), Wilhelmsson; Mats (Hagersten, SE), Bjenne; Anders (Huddinge, SE)

Assignee: Telefonaktiebolaget LM Ericsson (publ)

International Classification: H04J 3/06 (20060101); H04Q 11/04 (20060101); H04J 003/06 ()

Expiration Date: 10/30/2018