Patent Number: 6,490,224

Title: Delay-locked loop with binary-coupled capacitor

Abstract: A delay-locked loop incorporates binary-coupled capacitors in a capacitor bank to produce a variable capacitance along a delay line. The variable capacitance allows a delay of the variable delay line to be varied. In response to an input clock signal, the variable delay line produces a delayed output clock signal that is compared at a race detection circuit to the input clock signal. If the delayed clock signal leads the input clock signal, the race detection circuit increments a counter that controls the binary-coupled capacitors. The incremented counter increases the capacitance by coupling additional capacitance to the variable delay line to delay propagation of the delayed clock signal. If the delayed clock signal lags the original clock signal, the race detection circuit decrements the counter to decrease the capacitance, thereby decreasing the delay of the variable delay line. The race detection circuit includes an arbitration circuit that detects when the delayed clock signal and the variable clock signal are substantially synchronized and disables incrementing or decrementing of the counter in response.

Inventors: Manning; Troy A. (Meridian, ID)

Assignee: Micron Technology, Inc.

International Classification: G11C 7/22 (20060101); G11C 7/00 (20060101); H03K 5/13 (20060101); H03L 7/08 (20060101); H03L 7/081 (20060101); G11C 008/00 ()

Expiration Date: 12/03/2019