Patent Number: 6,528,893

Title: Low-pin-count chip package and manufacturing method thereof

Abstract: A low-pin-count chip package including a die pad for receiving a semiconductor chip and a plurality of connection pads electrically coupled to the semiconductor chip. The semiconductor chip, the die pad, and the connection pads are encapsulated in a package body such that the lower surfaces of the die pad and the connection pads are exposed through the package body. The present invention is characterized in that the die pad and the connection pads are formed by etching such that they have a concave profile and a thickness far larger than that of conventional die pad and connection pads formed by plating. This prolongs the path and time for moisture diffusion into the package, and significantly increases the area of the interface between the package body and the die pad as well as the connection pads thereby promoting adhesion therebetween. The present invention further provides a method of producing the low-pin-count chip package described above.

Inventors: Jung; Kyujin (Kyunggi-do, KR), Kang; Kun-A (Seoul, KR)

Assignee: Advanced Semiconductor Engineering, Inc.

International Classification: H01L 21/02 (20060101); H01L 21/48 (20060101); H01L 23/28 (20060101); H01L 23/31 (20060101); H01L 23/498 (20060101); H01L 23/48 (20060101); H01L 023/28 ()

Expiration Date: 03/04/2020