Patent Number: 6,529,053

Title: Reset circuit and method therefor

Abstract: The operability and scaleability of electronic circuits is improved using a circuit arrangement that is modular, scaleable, straightforward to implement and allows for simple and safe physical design implementation. According to one example embodiment of the present invention, a reset method and system are used to effect a reset at several peripheral devices that may employ similar and/or different reset strategies. A reset signal generator is coupled to a clock module having an external clock reference and to each of the peripheral devices. A reset clock signal having the reference clock frequency is sent to each of the peripheral devices via clock outputs at the clock module. A synchronization module at each of the peripheral devices is adapted to synchronize the reset signal among all peripheral devices using the clock signal. The clock module holds the reset clock signal for a selected amount of time, and then releases the signal from the external clock. The reset signals are then simultaneously released at each of the peripheral devices, making possible a smooth transition from reset.

Inventors: Jensen; Rune H. (San Francisco, CA)

Assignee: Koninklijke Philips Electronics N.V.

International Classification: G06F 1/24 (20060101); H03L 007/00 ()

Expiration Date: 03/04/2020