Patent Number: 6,674,443

Title: Memory system for accelerating graphics operations within an electronic device

Abstract: The present invention relates to a system and method for accelerating graphics. The system includes a memory device for accelerating graphics operations within an electronic device. A memory controller is used for controlling pixel data transmitted to and from the memory device. A cache memory is electrically coupled to the memory and is dynamically configurable to a selected usable size to exchange an amount of pixel data having the selected usable size with the memory controller. The memory device may be an SDRAM. The cache memory may also comprise a plurality of usable memory areas or tiles.

Inventors: Chowdhuri; Bhaskar (San Jose, CA), Banga; Kanwal Preet Singh (San Jose, CA), Palazzolo, Jr.; Frank (San Jose, CA), Zampieri; Ugo (Pregnin, FR)

Assignee: STMicroelectronics, Inc.

International Classification: G06F 12/08 (20060101); G09G 5/39 (20060101); G09G 5/36 (20060101); G09G 005/36 ()

Expiration Date: 01/06/2021