Patent Number: 6,763,422

Title: Cache memory capable of reducing area occupied by data memory macro units

Abstract: A cache memory is provided which is capable of reducing areas occupied by data memory macro units and preventing delays in data transmission caused by wirings, thus improving performance of the cache memory. The cache memory is provided with four data memory macro units the number of which is equal to that of ways. Each of the data memory macro units can be accessed simultaneously. A different way number is made associated, for every word address having the same index address, with a data storing position in each of the data memory macro units and data having the same index address and same word address in each of the ways is stored for every data memory.

Inventors: Endo; Osamu (Tokyo, JP)

Assignee: OKI Electric Industry Co., Ltd.

International Classification: G06F 12/08 (20060101); G06F 012/08 ()

Expiration Date: 07/12016