Patent Number: 6,798,266

Title: Universal clock generator using delay lock loop

Abstract: A clock generator and method generates a plurality of clocks of different frequencies using a delay lock loop and a sequencer. The delay lock loop receives an input clock signal having an input clock frequency and generates a plurality of delayed clock signals each having a frequency same as the input clock frequency and a different phase delay in relation to the input clock signal. The sequencer receives the delayed clock signals and selects one the delayed clock signals at any moment according to a predetermined sequence to generate an output clock signal having an output clock frequency corresponding to the predetermined sequence. The frequency of the output clock signal is controlled by the sequence in which the delayed clock signals are by the sequencer.

Inventors: Vu; Cung (San Jose, CA), Chang; Menping (Cupertino, CA), Chen; June-Ying (Milpitas, CA)

Assignee: Micrel, Incorporated

International Classification: G06F 1/06 (20060101); H03L 7/08 (20060101); H03L 7/081 (20060101); G06F 001/04 ()

Expiration Date: 09/28/2021