Patent Number: 7,085,153

Title: Semiconductor memory cell, array, architecture and device, and method of operating same

Abstract: There are many inventions described and illustrated herein. In a first aspect, the present invention is directed to a memory cell and technique of reading data from and writing data into that memory cell. In this regard, in one embodiment of this aspect of the invention, the memory cell includes two transistors which store complementary data states. That is, the two-transistor memory cell includes a first transistor that maintains a complementary state relative to the second transistor. As such, when programmed, one of the transistors of the memory cell stores a logic low (a binary "0") and the other transistor of the memory cell stores a logic high (a binary "1"). The data state of the two-transistor complementary memory cell may be read and/or determined by sampling, sensing measuring and/or detecting the polarity of the logic states stored in each transistor of complementary memory cell. That is, the two-transistor complementary memory cell is read by sampling, sensing measuring and/or detecting the difference in signals (current or voltage) stored in the two transistors.

Inventors: Ferrant; Richard (Esquibien, FR), Okhonin; Serguei (Lausanne, CH), Carman; Eric (Cernex, FR), Bron; Michel (Lausanne, CH)

Assignee: Innovative Silicon S.A.

International Classification: G11C 11/24 (20060101)

Expiration Date: 8/01/02018