Patent Number: 7,102,862

Title: Electrostatic discharge protection circuit

Abstract: Circuits are disclosed for protecting internal circuitry of a semiconductor chip from increased power supply voltages due to electrostatic discharge (EDS). One example circuit includes a trigger circuit including a transistor and a capacitor arranged in series between DC pads. The trigger circuit generates a trigger signal to a discharge circuit connected between the DC pads to shunt charge from one of the DC pads to the other. The RC delay associated with the transistor and capacitor of the trigger circuit may be designed such that the trigger circuit generates the trigger signal in response to an ESD event, but not in response to high positive spikes on one of the DC pads during normal operation.

Inventors: Lien; Chuen-Der (Los Altos Hills, CA), Tien; Ta-Ke (Cupertino, CA)

Assignee: Integrated Device Technology, Inc.

International Classification: H02H 9/00 (20060101)

Expiration Date: 9/05/02018