Patent Number: 7,102,949

Title: Semiconductor memory device and memory system

Abstract: A command register holding a decoded result of information relating to an access request supplied from an outside and an address register are provided, and decode of the information relating to an access request from the outside in a processing circuit, namely, a chip control circuit and an address decoder, and an operation corresponding to the external access request in a memory cell array by an access control circuit are made executable independently in parallel, whereby access requests from the outside can be inputted in multiple, and a pipelined operation can be realized for decode and an operation corresponding to the external access request in the memory cell array, thus making it possible to speed up the access operation to a semiconductor memory device without causing any problem.

Inventors: Fujioka; Shinya (Kawasaki, JP), Sato; Kotoku (Kawasaki, JP)

Assignee: Fujitsu Limited

International Classification: G11C 7/00 (20060101)

Expiration Date: 9/05/02018