Patent Number: 7,103,108

Title: Digital signal processor transceiver

Abstract: A digital signal processor transceiver uses a finite impulse response filter memory to construct a phase integrated angle at each clock cycle. The FIR filter memory is addressed by a multibit pattern and a time count which are used in conjunction to determine the address. Each data word of the FIR filter memory represents the sum of two tap points multiplied by their tap coefficients. Several of the most significant bits of the phase integrated angle are used to address look up tables for the signal's sine and cosine values. The address for the cosine look up table may further be phase compensated. Filter types other than a FIR filter may be used.

Inventors: Beard; Paul (Milpitas, CA)

Assignee: Cypress Semiconductor Corp.

International Classification: H04L 25/49 (20060101); H03K 7/06 (20060101)

Expiration Date: 9/05/02018