Patent Number: 7,132,861

Title: Amplifier with digital DC offset cancellation feature

Abstract: A high speed, high sensitivity post amplifier as described herein includes a digitally-controlled DC offset cancellation feature. The amplifier circuit is configured to provide DC offset voltage levels in response to a digital control signal, where the digital control signal is generated based upon a data error metric such as bit error rate. The AC signal path and the DC offset adjustment signal path in the amplifier circuit are separated to facilitate operation with normal power supply voltages, and to achieve low power operation.

Inventors: Fu; Wei (San Diego, CA), Balardeta; Joseph James (Carlsbad, CA)

Assignee: Applied MicroCircuits Corporation

International Classification: H03F 3/45 (20060101)

Expiration Date: 2019-11-07 0:00:00