Patent Number: 7,133,294

Title: Integrated circuit packages with sandwiched capacitors

Abstract: To provide high-speed, low inductance capacitive decoupling, an integrated circuit (IC) package includes capacitors positioned within the mounting region between a die and an IC package substrate. A variety of types and sizes of capacitors and substrates can be employed in a variety of geometrical arrangements. In some embodiments, capacitors are sandwiched between die terminals or bumps and the substrate conductors or pads, while in other embodiments, capacitors are positioned between bar-type conductors on the surface of the IC package substrate. Methods of fabrication, as well as application of the package to an electronic assembly and to an electronic system, are also described.

Inventors: Patel; Priyavadan R. (Chandler, AZ), Chung; Chee-Yee (Chandler, AZ), Figueroa; David G. (Mesa, AZ), Sankman; Robert L. (Phoenix, AZ), Li; Yuan-Liang (Chandler, AZ), Xie; Hong (Phoenix, AZ), Pinello; William P. (Phoenix, AZ)

Assignee: Intel Corporation

International Classification: H05K 7/06 (20060101); H01L 23/62 (20060101)

Expiration Date: 2019-11-07 0:00:00