Patent Number: 7,272,677

Title: Multi-channel synchronization for programmable logic device serial interface

Abstract: A serial interface for a programmable logic device substantially eliminates skew across multiple channels both in the receiver and in the transmitter. Even when the channels are independent (e.g., are in different quads), skew is substantially eliminated by monitoring to determine when all channels have reached their active states (i.e., in the case of receiver channels when all channels have achieved byte alignment and have received an alignment character, and in the case of transmitter channels when all transmit PLLs have locked), and only then allowing data to flow between the serial and parallel domains.

Inventors: Venkata; Ramanand (San Jose, CA), Lee; Chong H (San Roman, CA), Patel; Rakesh (Cupertino, CA)

Assignee: Altera Corporation

International Classification: G06F 3/00 (20060101); G06F 13/12 (20060101)

Expiration Date: 2019-09-18 0:00:00