Patent Number: 7,613,989

Title: Decoder for executing a Viterbi algorithm

Abstract: A Viterbi decoder includes a computing device, a memory and a bus. The computing device receives sets of data values and calculates distances for the received sets of data values, accumulates and compares the calculated distances according to a Viterbi algorithm, decides data values and generates control signals dependent on a plurality of decisions associated with a plurality of paths. The memory stores the decided data values and provides at least one output value. The bus connects the computing device and the memory and is configured to convey the control signals to the path memory. The computing device or the memory shifts data strings in the memory according to conditions of the Viterbi algorithm with the control signals associated with the plurality of paths.

Inventors: Kiefer; Felix (Freiburg, DE), Temerinac; Miodrag (Gundelfingen, DE)

Assignee: Trident Microsystems (Far East) Ltd.

International Classification: H03M 13/03 (20060101)

Expiration Date: 1/03/02017