Patent Number: 7,715,272

Title: Semiconductor device having latency counter

Abstract: A semiconductor device includes a latency setting circuit setting the latency, an input command circuit outputting a normal-phase (reverse-phase) command signal obtained by capturing an input command signal using a normal-phase (reverse-phase) clock, first and second counter circuits each including latch circuits for sequentially shifting the normal-phase (reverse-phase) command signal based on the normal-phase (reverse-phase) clock, a selector circuit controlling a signal path so that the normal-phase (reverse-phase) command signal is transmitted through the first (second) counter circuit when an even latency is set and the normal-phase (reverse-phase) command signal is transmitted so as to be shifted from the first (second) counter circuit to the second (first) counter circuit when an odd latency is set, and a control circuit controlling so that the latch circuits of the first (second) counter circuit are activated in response to the input command signal and stopped after an operation period is elapsed.

Inventors: Kinoshita; Hiroto (Tokyo, JP), Fujisawa; Hiroki (Tokyo, JP)

Assignee: Elpida Memory, Inc.

International Classification: G11C 8/00 (20060101)

Expiration Date: 5/11/12018