Patent Number: 7,770,051

Title: Strategy to verify asynchronous links across chips

Abstract: Various embodiments of the invention provide a frequency shifter to vary the frequency of data transmitted over time, such as to increase and decrease the frequency of test data transmitted over time to verify a digital communication device's ability to receive data having various frequencies within a specific parameter range. The frequency shifter includes a frequency modifier to shift or vary an input clock frequency to a variety of output clock frequencies, such as according to a test protocol. The frequency shifter also includes an elastic data buffer to receive the test data at the input clock frequency and to output the test data at the plurality of output clock frequencies provided by the frequency modifier.

Inventors: Sharma; Debendra Das (Santa Clara, CA), Rajamani; Gurushankar (Sunnyvale, CA), Hoang; Hanh (Bay Point, CA)

Assignee: Intel Corporation

International Classification: G06F 1/04 (20060101); G06F 17/50 (20060101)

Expiration Date: 8/03/12018