Patent Number: 7,822,106

Title: Enhanced rake structure

Abstract: A rake architecture for a frequency division duplex (FDD) and use also in TDD and TD-SCDMA type communications system, designed to significantly reduce the memory capacity required and thereby also reduce an area on the die of an application specific integrated circuit (ASIC) into which the memory is integrated. A single circular buffer, preferably of the shared memory type is shared by all of the rake fingers of a rake receiver to significantly reduce the hardware and software required to time align multipath signals received by a UE from a base station. This unique time alignment technique also reduces the number of code generators required to track a plurality (typically three) of base stations.

Inventors: Hackett; William C. (Doylestown, PA)

Assignee: InterDigital Technology Corporation

International Classification: H04B 1/69 (20060101)

Expiration Date: 2018-10-26 0:00:00