Patent Number: 7,822,885

Title: Channel-less multithreaded DMA controller

Abstract: A channel-less system and method are provided for multithreaded communications with a direct memory access (DMA) controller. The method accepts a plurality of DMA command messages directed to a fixed port address. The DMA command messages are arranged in a first-in first-out (FIFO) queue, in the order in which they are received. The DMA command messages are supplied to a DMA controller from the FIFO queue, and in response to the DMA command message, data transfer operation are managed by the DMA controller. Following the completion of each data transfer operation, a transfer complete message indicating completion is sent. In one aspect, DMA command messages are arranged in a plurality of parallel FIFO queues, and CD sets are stored in a plurality of context memories, where each context memory is associated with a corresponding FIFO queue.

Inventors: Bouvier; Daniel L. (Austin, TX)

Assignee: Applied Micro Circuits Corporation

International Classification: G06F 13/28 (20060101); G06F 13/00 (20060101); G06F 9/46 (20060101); G06F 9/44 (20060101); G06F 9/00 (20060101); G06F 13/14 (20060101)

Expiration Date: 2018-10-26 0:00:00