Patent Number: 7,822,968

Title: Circuit having a multidimensional structure of configurable cells that include multi-bit-wide inputs and outputs

Abstract: A cascadable arithmetic and logic unit (ALU) which is configurable in function and interconnection. No decoding of commands is needed during execution of the algorithm. The ALU can be reconfigured at run time without any effect on surrounding ALUs, processing units or data streams. The volume of configuration data is very small, which has positive effects on the space required and the configuration speed. Broadcasting is supported through the internal bus systems in order to distribute large volumes of data rapidly and efficiently. The ALU is equipped with a power-saving mode to shut down power consumption completely. There is also a clock rate divider which makes it possible to operate the ALU at a slower clock rate. Special mechanisms are available for feedback on the internal states to the external controllers.

Inventors: Vorbach; Martin (D-80689 Munchen, DE), Munch; Robert (D-76135 Karlsruhe, DE)

Assignee:

International Classification: G06F 9/00 (20060101)

Expiration Date: 2018-10-26 0:00:00