Patent Number: 7,823,093

Title: Method and system for reduction of and/or subexpressions in structural design representations

Abstract: A method, system and computer program product for reducing subexpressions in structural design representations containing AND and OR gates are disclosed. The method comprises receiving an initial design, in which the initial design represents an electronic circuit, containing an AND gate. A first simplification mode for the initial design from a set of applicable simplification modes is selected, wherein said simplification mode is an AND/OR simplification mode, and a simplification of the initial design according to the first simplification mode is performed to generate a reduced design. Whether a size of the reduced design is less than a size of the initial design is determined and, in response to determining that the size of the reduced design is less than the size of the initial design, the initial design is replaced with the reduced design.

Inventors: Baumgartner; Jason Raymond (Austin, TX), Kanzelman; Robert Lowell (Rochester, MN), Mony; Hari (Austin, TX), Paruthi; Viresh (Austin, TX)

Assignee: International Business Machines Corporation

International Classification: G06F 17/50 (20060101)

Expiration Date: 2018-10-26 0:00:00