Patent Number: 8,574,480

Title: Partial die process for uniform etch loading of imprint wafers

Abstract: Methods, systems, and devices which result from, or facilitates, convenient processing of partial dies of a semiconductor chip in a lithography process are disclosed. Embodiments utilize an exposure through an imprint-style template which does not come in physical contact with the partial die. In one embodiment, a semiconductor process is disclosed which has at least one full die and at least one partial die. The semiconductor chip is fabricated, in part, by using an etching process which utilizes an imprint template configured to be exposed to the at least one full die when the imprint template is in contact with resist which has been dispensed onto the at least one full die. Further, at least one partial die of the semiconductor chip is configured to be exposed to the imprint template without the template contacting resist dispensed onto the at least one partial die.

Inventors: Malloy; Matt (Albany, NY)

Assignee: SEMATECH, Inc.

International Classification: B29C 59/00 (20060101)

Expiration Date: 1/05/12017