Patent Number: 8,576,623

Title: Non-volatile semiconductor storage device

Abstract: A non-volatile semiconductor storage device according to one embodiment includes a memory cell array that has NAND cell units in which a plurality of memory cells are connected in series, the control gate of each of the plurality of memory cells being connected to a word line, and a control circuit configured to execute a write operation by applying a write voltage to the word line. The control circuit is configured to execute a correction write operation accompanied by the write operation and executed on a selected memory cell, when a threshold voltage of data written in a reference memory cell is an erase level, the reference memory cell being the memory cell adjacent to the selected memory cell and in which the data is written after the write operation on the selected memory cell.

Inventors: Nawata; Hidefumi (Kawasaki, JP)

Assignee: Kabushiki Kaisha Toshiba

International Classification: G11C 16/04 (20060101); G11C 16/34 (20060101)

Expiration Date: 1/05/12017