Patent Number: 8,576,625

Title: Decoder parameter estimation using multiple memory reads

Abstract: An apparatus including a memory array and control circuitry. The control circuitry is configured to, based at least on a plurality of read comparison results, determine a number of memory cells of the memory array that have threshold voltages that fall into each of a plurality of voltage ranges. The control circuitry is further configured to, based at least on the number of memory cells that have threshold voltages in each of the plurality of voltage ranges, estimate an offset amount that a center voltage between two threshold voltage distributions differs from a center reference voltage. The control circuitry is further configured to read one or more of the plurality of memory cells based at least in part on the estimated offset amount.

Inventors: Yang; Xueshi (Cupertino, CA), Chilappagari; Shashi Kiran (San Jose, CA)

Assignee: Marvell International Ltd.

International Classification: G11C 16/06 (20060101)

Expiration Date: 1/05/12017