Patent Number: 8,578,219

Title: Monitoring and verifying a clock state of a chip

Abstract: A mechanism is provided for monitoring and verifying a clock state of a chip that does not write out clock state information. Responsive to identifying an access to the chip, the access is scanned to identify a chip register and a clock domain that will be accessed. A determination is made as to whether a bit of a clock trust unit associated with the chip register and the clock domain indicates whether to trust a clock state associated with the bit in a logical clock state unit. Responsive to the bit of the clock trust unit indicating that the clock state associated with the bit in the logical clock state unit is trusted, the clock state from the logical clock state unit is identified. Responsive to the clock state matching the clock state required by the access, the access is forwarded to the chip for execution.

Inventors: Crowell; Daniel M. (Rochester, MN), Sanner; David D. (Rochester, MN), Tran; Thi N. (Round Rock, TX)

Assignee: International Business Machines Corporation

International Classification: G06F 11/00 (20060101)

Expiration Date: 1/05/12017