Patent Number: 8,717,836

Title: Semiconductor memory device

Abstract: A Static Random Access Memory (SRAM) includes word lines WL, bit lines BL, address decoders that select one of the word lines WL in response to an address signal AD, a sense amplifier that is activated in response to a sense amplifier enable signal SAE, and a sense amplifier control circuit that generates the sense amplifier enable signal SAE. In this device, the more distant the word line WL is from the sense amplifier, the longer the sense amplifier control circuit sets the delay time of the sense amplifier enable signal SAE so that the more distant the word line WL is from the sense amplifier, the later the sense amplifier is activated.

Inventors: Yasuda; Takeo (Kyoto, JP)

Assignee: International Business Machines Corporation

International Classification: G11C 7/00 (20060101)

Expiration Date: 5/06/12018