Patent Number: 8,719,615

Title: Semiconductor device

Abstract: A semiconductor device performs operation in synchronization with a certain clock signal. The semiconductor device includes a control unit for outputting operation control information, a storage unit for storing data, a first operation unit for performing operation on first data in accordance with first operation control information, and a second operation unit for performing operation on second data in accordance with second operation control information. The first operation unit includes a plurality of operation circuits. The number of logic gates constituting the entire operation circuits is m. The second operation unit includes at least one operation circuit in which the number of logic gates is n (n>m). Each of the total delay of the operation unit or the total delay of the operation unit is set at a value equal to or less than the cycle of the clock signal.

Inventors: Hasegawa; Yohei (Kanagawa-ken, JP), Yamada; Yutaka (Kanagawa-ken, JP), Yoshikawa; Takashi (Kanagawa-ken, JP), Asano; Shigehiro (Kanagawa-ken, JP)

Assignee: Kabushiki Kaisha Toshiba

International Classification: G06F 1/12 (20060101)

Expiration Date: 5/06/12018