Patent Number: 8,791,728

Title: High frequency CMOS programmable divider with large divide ratio

Abstract: A dynamic latch has a pair of parallel pass gates (a first parallel pass gate that receives a seed signal, and a second parallel pass gate that receives a data signal). A first latch logic circuit performs logic operations using signals output by the parallel pass gates to produce an updated data signal. An additional pass gate is operatively connected to the first latch logic circuit. An additional pass gate controls passage of the updated data signal. An inverter receives the updated data signal from the pass gate, and inverts and outputs the updated data signal as an output data signal. Thus, the dynamic latch comprises two inputs into the pair of parallel pass gates and performs only one of four logical operations on a received data signal. The four logical operations are performed using the signals applied to the two inputs.

Inventors: Austin; John S. (Winooski, VT), Feng; Kai D. (Hopewell Junction, NY), Ho; Shiu Chung (Essex Junction, VT), Jin; Zhenrong (Essex Junction, VT)

Assignee: International Business Machines Corporation

International Classification: H03K 21/00 (20060101)

Expiration Date: 7/29/12018