Patent Number: 8,793,433

Title: Digital data processing apparatus having multi-level register file

Abstract: A processor contains multiple levels of registers having different access latency. A relatively smaller set of registers is contained in a relatively faster higher level register bank, and a larger, more complete set of the registers is contained in a relatively slower lower level register bank. Physically, the higher level register bank is placed closer to functional logic which receives inputs from the registers. Selection logic enables selecting output of either register bank for input to processor execution logic. Preferably, the lower level bank includes a complete set of all processor registers, and the higher level bank includes a smaller subset of the registers, duplicating information in the lower level bank. The higher level bank is preferably accessible in a single clock cycle.

Inventors: Nunamaker; Nathan Samuel (Durham, NC), Randolph; Jack Chris (Rochester, MN), Tsuchiya; Kenichi (Cary, NC)

Assignee: International Business Machines Corporation

International Classification: G06F 12/02 (20060101)

Expiration Date: 7/29/12018