Patent Number: 8,797,778

Title: Semiconductor memory device having open bit line structure

Abstract: A semiconductor memory device has an array structure of an open bit line structure and comprises a plurality of normal memory mats, two dummy mats and a plurality of rows of sense amplifiers. The normal memory mat includes a plurality of memory cells and arranged in a bit line extending direction, while the dummy mat includes a plurality of dummy cells and arranged in a bit line extending direction at both ends of the plurality of normal memory mats. The rows of sense amplifiers are arranged between the normal memory mats and between each of the normal memory mats and each of the dummy mats. A first predetermined number of the dummy cells, the number of which is smaller than a number of the memory cells arranged along each bit line of the normal memory mats, are arranged along each bit line of the dummy mats.

Inventors: Ohgami; Takeshi (Tokyo, JP)

Assignee: PS4 Luxco S.a.r.l.

International Classification: G11C 5/06 (20060101)

Expiration Date: 8/05/12018