Patent Number: 8,823,064

Title: Asymmetric FET formed through use of variable pitch gate for use as logic device and test structure

Abstract: Asymmetric FET devices and methods for fabrication thereof that employ a variable pitch gate are provided. In one aspect, a FET device is provided. The FET device includes a wafer; a plurality of active areas formed in the wafer; a plurality of gate stacks on the wafer, wherein at least one of the gate stacks is present over each of the active areas, and wherein the gate stacks have an irregular gate-to-gate spacing such that for at least a given one of the active areas a gate-to-gate spacing on a source side of the given active area is greater than a gate-to-gate spacing on a drain side of the given active area; spacers on opposite sides of the gate stacks; and an angled implant in the source side of the given active area.

Inventors: Chang; Josephine B. (Mahopac, NY), Lin; Chung-Hsun (White Plains, NY), Lauer; Isaac (Mahopac, NY), Sleight; Jeffrey W. (Ridgefield, CT)

Assignee: International Business Machines Corporation

International Classification: H01L 27/12 (20060101)

Expiration Date: 9/02/12018