Patent Number: 8,823,562

Title: Parallel-to-serial converter circuit

Abstract: A first multiplexer, at each given cycle, outputs a second input data signal, after outputting a first input data signal. A second multiplexer, at each given cycle, outputs a fourth input data signal, after outputting a third input data signal. The second multiplexer outputs the third input data signal at a timing that coincides with the timing at which the second input data signal is output from the first multiplexer. At each given cycle, a third multiplexer, after outputting the first input data signal and the second input data signal output from the first multiplexer, outputs the third input data signal and the fourth input data signal output from the second multiplexer.

Inventors: Suzuki; Shigeto (Kawasaki, JP)

Assignee: Fujitsu Limited

International Classification: H03M 9/00 (20060101)

Expiration Date: 9/02/12018