Patent Number: 8,824,236

Title: Memory access control device and manufacturing method

Abstract: A memory access control device including: a bit position information storage unit storing bit position information indicating one or more bit positions in a bit sequence of a predetermined length; a reading unit configured to attempt to read a bit sequence from the range specified by the logical address received by the logical address receiving unit, thereby receiving a first bit sequence from the external memory in units of the predetermined length, the first bit sequence being composed of bits that are larger in number than bits stored in the range specified by the logical address; a bit sequence extracting unit configured to extract one or more bit sequences from the first bit sequence at the one or more bit positions indicated by the bit position information in units of the predetermined length.

Inventors: Morimoto; Takashi (Osaka, JP), Hashimoto; Takashi (Fukuoka, JP)

Assignee: Panasonic Corporation

International Classification: G11C 8/00 (20060101)

Expiration Date: 9/02/12018