Patent Number: 8,880,815

Title: Low access time indirect memory accesses

Abstract: An apparatus having a memory and a controller is disclosed. The controller may be configured to (i) receive a read request from a processor, the read request comprising a first value and a second value, (ii) where the read request is an indirect memory access, (a) generate a first address in response to the first value, (b) read data stored in the memory at the first address and (c) generate a second address in response to the second value and the data, (iii) where the read request is a direct memory access, generate the second address in response to the second value and (iv) read a requested data stored in the memory at the second address.

Inventors: Alexandron; Nimrod (Shimshit, IL), Rabinovitch; Alexander (Kfar Yona, IL), Dubrovin; Leonid (Karney Shomron, IL)

Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.

International Classification: G06F 12/00 (20060101)

Expiration Date: 2019-11-04 0:00:00